FPGA Implementations of Ladder Diagrams

نویسندگان
چکیده

برای دانلود باید عضویت طلایی داشته باشید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Fpga Implementations of Neural Networks Fpga Implementations of Neural Networks

This introductory chapter reviews the basics of artificial-neural-network theory, discusses various aspects of the hardware implementation of neural networks (in both ASIC and FPGA technologies, with a focus on special features of artificial neural networks), and concludes with a brief note on performanceevaluation. Special points are the exploitation of the parallelism inherent in neural netwo...

متن کامل

Synthesis of Secure FPGA Implementations

This paper describes the synthesis of Dynamic Differential Logic to increase the resistance of FPGA implementations against Differential Power Analysis. The synthesis procedure is developed and a detailed description is given of how EDA tools should be used appropriately to implement a secure digital design flow. Compared with an existing technique to implement Dynamic Differential Logic on FPG...

متن کامل

FPGA Implementations of Neural Networks

This introductory chapter reviews the basics of artificial-neural-network theory, discusses various aspects of the hardware implementation of neural networks (in both ASIC and FPGA technologies, with a focus on special features of artificial neural networks), and concludes with a brief note on performanceevaluation. Special points are the exploitation of the parallelism inherent in neural netwo...

متن کامل

FPGA and ASIC Implementations of AES

In 1997, an effort was initiated to develop a new American encryption standard to be commonly used well into the next century. This new standard was given a name AES, Advanced Encryption Standard. A new algorithm was selected through a contest organized by the National Institute of Standards and Technology (NIST). By June 1998, 15 candidate algorithms had been submitted to NIST by research grou...

متن کامل

FPGA Implementations of the RC6 Block Cipher

RC6 is a symmetric-key algorithm which encrypts 128-bit plaintext blocks to 128-bit ciphertext blocks. The encryption process involves four operations: integer addition modulo 2, bitwise exclusive or of two w-bit words, rotation to the left, and computation of f(X) = (X(2X + 1))mod 2, which is the critical arithmetic operation of this block cipher. In this paper, we investigate and compare four...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

ژورنال

عنوان ژورنال: Modern Applied Science

سال: 2013

ISSN: 1913-1852,1913-1844

DOI: 10.5539/mas.v7n3p64